

What is claimed is:

1. A Booth encoder circuit for generating Booth encoded output bits for a first multi bit binary input for use in a process including, in a selectable manner, either: multiplying together the first multi bit binary input and a second multi bit binary input, or multiplying together groups of bits of said first multi bit binary input and groups of bits of said second multi bit binary input where the first and second multi bit binary inputs are each partitioned into N groups, where N is an integer of two or more, the Booth encoder circuit comprising:

input connections for receiving a plurality of adjacent bits of the first multi bit binary input;

an encoder control input connection for receiving a control input for selecting between said multiplication of first and second multi bit binary inputs and said multiplication of said groups of bits of said first multi bit binary input and said groups of bits of said second multi bit binary input;

encoder logic to Booth encode said received bits of said first multi bit binary input to either generate unmodified Booth encoded output bits or modified Booth encoded output bits in dependence upon said received control input; and

output connections for outputting the generated Booth encoded output bits for use by selector logic to select a partial product bit in dependence upon the generated Booth encoded output bits and adjacent bits of said second multi bit binary input.

2. A Booth encoder circuit as claimed in claim 1, wherein the encoder logic comprises an arrangement of logic gates for encoding said bits of said first multi bit binary input, and said encoder control input connection is connected as an additional input for at least one of said logic gates.

3. A Booth encoder circuit as claimed in claim 1 or claim 2, wherein said encoder control input is arranged to receive a single bit control input.

4. A Booth encoder circuit as claimed in any preceding claim, wherein said encoder logic is arranged to set a plurality of bits of said modified Booth encoded output to a state dependent upon said control input.

5. A Booth encoder circuit as claimed in claim 4, wherein said encoder logic is arranged to set two bits of said modified Booth encoded output high in response to said control input.
6. A Booth encoder circuit as claimed in any preceding claim, wherein said encoder logic is adapted to generate said unmodified Booth encoded output bits as a plurality of bits indicating a multiplication factor to be used in calculating the partial product, and to generate said modified Booth encoded output bits as a plurality of bits at least one of which is set to a state dependent upon said control input.
7. A Booth encoder circuit as claimed in claim 6, wherein said encoder logic is adapted to generate one of said unmodified Booth encoded output bits to include a sign bit to indicate the sign of said multiplication factor and to modify said sign bit in dependence upon said control input in the generation of said modified Booth encoded output bits.
8. A Booth encoder circuit as claimed in claim 6 or claim 7, wherein said encoder logic is adapted to generate one of said unmodified Booth encoded output bits as a zero-indicator bit which takes the same value as the sign bit to select a multiplication factor of zero and which takes the opposite value to the sign bit to select a non-zero multiplication factor, and to modify said zero-indicator bit in dependence upon said control input in the generation of said modified Booth encoded output bits.
9. A Booth encoder circuit as claimed in any one of claims 6 to 8, wherein said encoder logic is adapted to generate a subset of said unmodified and modified Booth encoded output bits as one or more magnitude bits which indicate the magnitude of a non-zero multiplication factor.
10. A Booth encoder circuit as claimed in any previous claim, wherein said input connections are arranged to receive three adjacent bits of the first multi bit binary input.

11. A Booth encoder circuit as claimed in any previous claim, wherein said input connections are arranged to receive four adjacent bits of the first multi bit binary input.
12. A digital circuit for generating a partial product bit for use in a process including, in a selectable manner, either: multiplying together the first multi bit binary input and a second multi bit binary input, or multiplying together groups of bits of said first multi bit binary input and groups of bits of said second multi bit binary input where the first and second multi bit binary inputs are each partitioned into N groups, where N is an integer of two or more, the digital circuit comprising:
  - the Booth encoder circuit as claimed in any preceding claim; and
  - a selector having input connections for receiving adjacent bits of said second multi bit binary input and Booth input connections connected to said output connections of said Booth encoder circuit for receiving said generated Booth encoded output bits, and selector logic for selecting and outputting a partial product bit using said adjacent bits of said second multi bit binary input and said generated Booth encoded output bits.
13. A digital circuit as claimed in claim 12, wherein said selector logic comprises first selector logic having selection inputs connected to said input connections and at least one selector input connected to at least one of said Booth input connections for selecting from said adjacent bits of said second multi bit binary input on the basis of at least one said generated Booth encoded output bits, and second selector logic having selection inputs connected to a plurality of said Booth input connections and at least one selector input connected to the output of said first selector logic for selecting from said generated Booth encoded output bits on the basis of the output of said first selector logic.
14. A digital circuit as claimed in claim 13, wherein said first selector logic receives at least one generated Booth encoded output bit representing a multiplication factor to be used in the calculation of the partial product on said at least one selector input.
15. A digital circuit as claimed in claim 14, wherein said second selector logic receives two said generated Booth encoded output bits on said selection inputs, said generated Booth encoded output bits representing the sign of the multiplication factor

and whether or not the partial product should be zero for unmodified generated Booth encoded output bits or two said generated Booth encoded output bits representing a state dependent upon said control input for modified generated Booth encoded output bits.

16. A digital circuit for processing a first multi bit binary input and a second multi bit binary input to generate partial product outputs in a process including, in a selectable manner, either: multiplying together the first multi bit binary input and the second multi bit binary input, or multiplying together groups of bits of said first multi bit binary input and groups of bits of said second multi bit binary input where the first and second multi bit binary inputs are each partitioned into N groups, where N is an integer of two or more, the circuit comprising:

a plurality of first digital circuits as claimed in any one of claims 12 to 15; and

a plurality of second digital circuits, each second digital circuit comprising

Booth encoder logic for receiving groups of bits of said first multi bit binary number and for generating Booth encoded output bits, and selector logic for receiving adjacent bits of said second multi bit binary input and said generated Booth encoded output bits and for selecting and outputting a partial product bit using said adjacent bits of said second multi bit binary input and said generated Booth encoded output bits;

wherein a first plurality of said first digital circuits are connected to a group of low significant bits of said first multi bit binary input, a group of high significant bits of said second multi bit binary input, and said control input, and a second plurality of said first digital circuits are connected to a group of high significant bits of said first multi bit binary input, a group of low significant bits of said second multi bit binary input, and said control input;

a first plurality of said second digital circuits are connected to a group of high significant bits of said first multi bit binary input, a group of high significant bits of said second multi bit binary input, and said control input, and a second plurality of said second digital circuits are connected to a group of low significant bits of said first multi bit binary input, a group of low significant bits of said second multi bit binary input, and said control input.

17. A digital circuit as claimed in claim 16, wherein said groups of high and low bits comprise  $(M - M/N)$  bits, where M is the number of bits of said first and second multi bit inputs and N is the number of groups into which the inputs are selectably partitioned by said control input.
18. A digital device as claimed in claim 16 or claim 17 for performing computation including parallel partitioned multiplication, including control input generator logic to generate said control signal to select parallel partitioned multiplication.
19. A digital device as claimed in claim 18, wherein said control input generator logic is arranged to generate said control input as a plurality of bits indicative of the number of partitions for perform parallel partitioned multiplication using a choice of partition sizes.
20. A digital circuit for generating an output based on an operation involving multiplication of binary numbers comprising
- a digital circuit as claimed in any one of claims 16 to 19 for generating an array of partial products;
  - array reduction logic for reducing the number of partial products in the array;
  - and
  - binary addition logic for adding the reduced partial products to generate an output.
21. A multiplication logic circuit comprising the digital circuit of claim 20 for multiplying at least one pair of binary numbers, wherein the output is the multiplication of said at least one pair of binary numbers.
22. A multiply-accumulate logic circuit comprising the digital circuit of claim 20, including logic for accumulating previous multiplications.

23. An integrated circuit comprising the digital circuit as claimed in claim 20.
24. A method of generating Booth encoded output bits for a first multi bit binary input for use in a process including, in a selectable manner, either: multiplying together the first multi bit binary input and a second multi bit binary input, or multiplying together groups of bits of said first multi bit binary input and groups of bits of said second multi bit binary input where the first and second multi bit binary inputs are each partitioned into N groups, where N is an integer of two or more, the method comprising:
- receiving a plurality of adjacent bits of the first multi bit binary input;
  - receiving a control input for selecting between said multiplication of first and second multi bit binary inputs and said multiplication of said groups of bits of said first multi bit binary input and said groups of bits of said second multi bit binary input;
  - encoding said received bits of said first multi bit binary input to either generate unmodified Booth encoded output bits or modified Booth encoded output bits in dependence upon said received control input; and
  - outputting the generated Booth encoded output bits for use by selector logic to select a partial product bit in dependence upon the generated Booth encoded output bits and adjacent bits of said second multi bit binary input.
25. A method as claimed in claim 24, wherein the encoding is carried out by arrangement of logic gates, and said encoder control is input as an additional input for at least one of said logic gates.
26. A method as claimed in claim 24 or claim 25, wherein said encoder control comprises a single bit control input.
27. A method as claimed in any one of claims 24 to 26, wherein said encoder logic sets a plurality of bits of said modified Booth encoded output to a state dependent upon said control input.
28. A method as claimed in claim 27, wherein said two bits of said modified Booth encoded output is set high in response to said control input.

29. A method as claimed in any one of claims 24 to 28, wherein said unmodified Booth encoded output bits is generated as a plurality of bits indicating a multiplication factor to be used in calculating the partial product, and said modified generated Booth encoded output bits is generated as a plurality of bits at least one of which is set to a state dependent upon said control input.

30. A method as claimed in claim 29, wherein one of said unmodified Booth encoded output bits is generated to include a sign bit to indicate the sign of said multiplication factor and said sign bit is modified in dependence upon said control input in the generation of said modified Booth encoded output bits.

31. A method as claimed in claim 29 or claim 30, wherein one of said unmodified Booth encoded output bits is generated as a zero-indicator bit which takes the same value as the sign bit to select a multiplication factor of zero and which takes the opposite value to the sign bit to select a non-zero multiplication factor, and said zero-indicator bit is modified in dependence upon said control input in the generation of said modified Booth encoded output bits.

32. A method as claimed in any one of claims 29 to 31, wherein a subset of said unmodified and modified Booth encoded output bits is generated as one or more magnitude bits which indicate the magnitude of a non-zero multiplication factor.

33. A method as claimed in any one of claims 24 to 32, wherein three adjacent bits of the first multi bit binary input are received.

34. A method as claimed in any one of claims 24 to 33, wherein four adjacent bits of the first multi bit binary input are received.

35. A method of generating a partial product bit for use in a process including, in a selectable manner, either: multiplying together the first multi bit binary input and a second multi bit binary input, or multiplying together groups of bits of said first multi bit binary input and groups of bits of said second multi bit binary input where the first

and second multi bit binary inputs are each partitioned into N groups, where N is an integer of two or more, the method comprising:

the method as claimed in any one of claims 24 to 34; and

selecting and outputting a partial product bit using said adjacent bits of said second multi bit binary input and said generated Booth encoded output bits.

36. A method as claimed in claim 35, wherein said selecting step comprises a first selecting step for selecting from said adjacent bits of said second multi bit binary input on the basis of at least one said generated Booth encoded output bits, and a second selecting step for selecting from said generated Booth encoded output bits on the basis of the output of said first selecting step.

37. A method as claimed in claim 36, wherein said first selecting step uses at least one generated Booth encoded output bit representing a multiplication factor to be used in the calculation of the partial product.

38. A method as claimed in claim 37, wherein said second selecting step uses two said generated Booth encoded output bits, said generated Booth encoded output bits representing the sign of the multiplication factor and whether or not the partial product should be zero for unmodified generated Booth encoded output bits or two said generated Booth encoded output bits representing a state dependent upon said control input for modified generated Booth encoded output bits.

39. A method of processing a first multi bit binary input and a second multi bit binary input to generate partial product outputs in a process including, in a selectable manner, either: multiplying together the first multi bit binary input and the second multi bit binary input, or multiplying together groups of bits of said first multi bit binary input and groups of bits of said second multi bit binary input where the first and second multi bit binary inputs are each partitioned into N groups, where N is an integer of two or more, the method comprising:

the method as claimed in any one of claims 24 to 38 performed for each bit of a group of high significant bits of said second multi bit binary input, using a group of low significant bits of said first multi bit binary input, and said control input, and for each



bit of a group of low significant bits of said second multi bit binary input, using a group of high significant bits of said first multi bit binary input, and said control input; and

for each bit of a group of high significant bits of said second multi bit binary input, a group of high significant bits of said first multi bit binary input, and said control input, and for each bit of a group of low significant bits of said second multi bit binary input, a group of low significant bits of said first multi bit binary input, and said control input, receiving groups of bits of said first multi bit binary number and generating Booth encoded output bits, receiving adjacent bits of said second multi bit binary input and selecting and outputting a partial product bit using said adjacent bits of said second multi bit binary input and said generated Booth encoded output bits.

40. A method as claimed in claim 39, wherein said groups of high and low bits comprise  $(M - M/N)$  bits, where  $M$  is the number of bits of said first and second multi bit inputs and  $N$  is the number of groups into which the inputs are selectably partitioned by said control input.

41. A method as claimed in claim 39 or claim 40 for performing computation including parallel partitioned multiplication, including generating said control signal to select parallel partitioned multiplication.

42. A method as claimed in claim 41, wherein said control input is generated as a plurality of bits indicative of the number of partitions for perform parallel partitioned multiplication using a choice of partition sizes.

43. A method of generating an output based on an operation involving multiplication of binary numbers, the method comprising  
a method as claimed in any one of claims 24 to 41 for generating an array of partial products;  
reducing the number of partial products in the array; and  
adding the reduced partial products to generate an output.

44. A method of multiplication of binary numbers comprising the method of claim 42 for multiplying at least one pair of binary numbers, wherein the output is the multiplication of said at least one pair of binary numbers.

45. A method of multiplying and accumulating binary numbers comprising the method of claim 42, including accumulating previous multiplications.

46. A digital circuit for generating partial product bits for use in parallel partitioned multiplication of a first input number by a second input number, the digital circuit comprising:

an encoder for receiving a plurality of adjacent bits of the first input number, a plurality of adjacent bits of the second input number, and a control input which indicates selection or non-selection of partitioned parallel multiplication, and for encoding said bits of the first input number to generate a control signal for use in selection of a partial product, said encoding including influencing the generation of said control signal when parallel partitioned multiplication is selected, such that the control signal is set to represent a partial product of zero; and

a selector for selecting a partial product bit using said bits of the second input number and said control signal;

47. A digital circuit as claimed in claim 46, wherein the encoder comprises an arrangement of logic gates for encoding said bits of the first input number to generate the control signal, and the control input comprises an additional input of at least one of said logic gates, such that the output of the logic gate is unaffected by the control input when partitioned parallel multiplication is not selected.

48. A digital circuit as claimed in claim 46 or claim 47, wherein said control signal comprises a plurality of control bits indicating the multiplication factor to be used in calculating the partial product.

49. A digital circuit as claimed in claim 48, wherein one of said control bits comprises a sign bit to indicate the sign of said multiplication factor.

50. A digital circuit as claimed in claim 48 or claim 49, wherein one of said control bits comprises a zero-indicator bit, which takes the same value as the sign bit to select a multiplication factor of zero, and which takes the opposite value to the sign bit to select a non-zero multiplication factor.

51. A digital circuit as claimed in any one of claims 48 to 50, wherein a subset of said control bits are magnitude bits which indicate the magnitude of a non-zero multiplication factor.

52. A digital circuit as claimed in any one of claims 46 to 51, wherein said plurality of adjacent bits of the first input number comprises three bits.

53. A digital circuit as claimed in any one of claims 46 to 51, wherein said plurality of adjacent bits of the first input number comprises four bits

54. A digital circuit as claimed in any of claims 46 to 53, wherein said encoding comprises Booth encoding.

55. A method of using a digital circuit to generate partial product bits for use in parallel partitioned multiplication of a first input number by a second input number, the method comprising:

receiving a plurality of adjacent bits of the first input number, a plurality of adjacent bits of the second input number, and a control input which indicates selection or non-selection of partitioned parallel multiplication;

encoding said bits of the first input number to generate a control signal for use in selection of a partial product, said encoding including influencing the generation of said control signal when parallel partitioned multiplication is selected, such that the control signal is set to represent a partial product of zero; and

selecting a partial product bit using said bits of the second input number and said control signal.

56. A method as claimed in claim 55, wherein the encoding comprises:

using an arrangement of logic gates for encoding said bits of the first input number to generate the control signal, and

using the control input for an additional input of at least one of said logic gates, such that the output of the logic gate is unaffected by the control input when partitioned parallel multiplication is not selected.

57. A method as claimed in claim 55 or claim 56, wherein said control signal comprises a plurality of control bits indicating the multiplication factor to be used in calculating the partial product.

58. A method as claimed in claim 57, wherein one of said control bits comprises a sign bit to indicate the sign of said multiplication factor.

59. A method as claimed in claim 57 or claim 58, wherein one of said control bits comprises a zero-indicator bit, which takes the same value as the sign bit to select a multiplication factor of zero, and which takes the opposite value to the sign bit to select a non-zero multiplication factor.

60. A method as claimed in any one of claims 57 to 59, wherein a subset of said control bits are magnitude bits which indicate the magnitude of a non-zero multiplication factor.

61. A method as claimed in any one of claims 55 to 60, wherein said plurality of adjacent bits of the first input number comprises three bits.

62. A method as claimed in any one of claims 55 to 60, wherein said plurality of adjacent bits of the first input number comprises four bits

63. A method as claimed in any of claims 55 to 62, wherein said encoding comprises Booth encoding.

64. A Booth encoder circuit for generating Booth encoded output bits for a first multi bit binary input for use in a process including, in a selectable manner, either:

multiplying together the first multi bit binary input and a second multi bit binary input, or multiplying together groups of bits of said first multi bit binary input and groups of bits of said second multi bit binary input where the first and second multi bit binary inputs are each partitioned into N groups, where N is an integer of two or more, the Booth encoder circuit comprising:

input means for receiving a plurality of adjacent bits of the first multi bit binary input;

encoder control input means for receiving a control input for selecting between said multiplication of first and second multi bit binary inputs and said multiplication of said groups of bits of said first multi bit binary input and said groups of bits of said second multi bit binary input;

encoder means for Booth encoding said received bits of said first multi bit binary input to either generate unmodified Booth encoded output bits or modified Booth encoded output bits in dependence upon said received control input; and

output means for outputting the generated Booth encoded output bits for use by selector logic to select a partial product bit in dependence upon the generated Booth encoded output bits and adjacent bits of said second multi bit binary input.

65. A method of designing the circuit according to any one of claims 1 to 23, including outputting code representing the circuit on a carrier medium.

66. A carrier medium carrying computer readable code representing the circuit according to any one of claims 1 to 23.